- ホーム
- > 洋書
- > ドイツ書
- > Mathematics, Sciences & Technology
- > Technology
- > electronics, electrical engineering, telecommunications
基本説明
FPGA-based reconfigurable implementation of digital phase lock loop architectures.
Full Description
Digital phase lock loops are critical components of many communication, signal processing and control systems. This exciting new book covers various types of digital phase lock loops. It presents a comprehensive coverage of a new class of digital phase lock loops called the time delay tanlock loop (TDTL). It also details a number of architectures that improve the performance of the TDTL through adaptive techniques that overcome the conflicting requirements of the locking rage and speed of acquisition. These requirements are of paramount importance in many applications including wireless communications, consumer electronics and others. Digital Phase Lock Loops then illustrates the process of converting the TDTL class of digital phase lock loops for implementation on an FPGA-based reconfigurable system. These devices are being utilized in software-defined radio, DSP-based designs and many other communication and electronic systems to implement complex high-speed algorithms. Their flexibility and reconfigurability facilitate rapid prototyping, on-the-fly upgradeability, and code reuse with minimum effort and complexity. The practical real-time results, of the various TDTL architectures, obtained from the reconfigurable implementations are compared with those obtained through simulations with MATLAB/Simulink. The material in this book will be valuable to researchers, graduate students, and practicing engineers.
Contents
General Review of Phase-Locked Loops.- Digital Phase Lock Loops.- The Time-Delay Digital Tanlock Loops (TDTLs).- Hilbert Transformer and Time-Delay.- The Time-delay Digital Tanlock Loop in Noise.- Architectures for Improved Performance.- FPGA Reconfigurable TDTL.- Selected Applications.
