Digital Integrated Circuits (2ND)

個数:

Digital Integrated Circuits (2ND)

  • 在庫がございません。海外の書籍取次会社を通じて出版社等からお取り寄せいたします。
    通常6~9週間ほどで発送の見込みですが、商品によってはさらに時間がかかることもございます。
    重要ご説明事項
    1. 納期遅延や、ご入手不能となる場合がございます。
    2. 複数冊ご注文の場合、分割発送となる場合がございます。
    3. 美品のご指定は承りかねます。
  • 【重要:入荷遅延について】
    ウクライナ情勢悪化・新型コロナウィルス感染拡大により、洋書・洋古書の入荷が不安定になっています。詳しくはこちらをご確認ください。
    海外からのお取り寄せの場合、弊社サイト内で表示している標準的な納期よりもお届けまでに日数がかかる見込みでございます。
    申し訳ございませんが、あらかじめご了承くださいますようお願い申し上げます。
  • ◆画像の表紙や帯等は実物とは異なる場合があります。
  • 製本 Paperback:紙装版/ペーパーバック版/ページ数 800 p.
  • 言語 ENG
  • 商品コード 9780130909961
  • DDC分類 621.3815

Full Description

Intended for use in undergraduate senior-level digital circuit design courses with advanced material sufficient for graduate-level courses. Progressive in content and form, this text successfully bridges the gap between the circuit perspective and system perspective of digital integrated circuit design. Beginning with solid discussions on the operation of electronic devices and in-depth analysis of the nucleus of digital design, the text maintains a consistent, logical flow of subject matter throughout. The revision addresses today's most significant and compelling industry topics, including: the impact of interconnect, design for low power, issues in timing and clocking, design methodologies, and the tremendous effect of design automation on the digital design perspective. The revision reflects the ongoing evolution in digital integrated circuit design, especially with respect to the impact of moving into the deep-submicron realm.

Contents

(NOTE: Each chapter begins with an Introduction and concludes with a Summary, To Probe Further, and Exercises and Design Problems.) I. THE FABRICS.

1. Introduction.


A Historical Perspective. Issues in Digital Integrated Circuit Design. Quality Metrics of a Digital Design.

2. The Manufacturing Process.


The CMOS Manufacturing Process. Design Rules—The Contract between Designer and Process Engineer. Packaging Integrated Circuits. Perspective—Trends in Process Technology.

3. The Devices.


The Diode. The MOS(FET) Transistor. A Word on Process Variations. Perspective: Technology Scaling.

4. The Wire.


A First Glance. Interconnect Parameters—Capitance, Resistance, and Inductance. Electrical Wire Models. SPICE Wire Models. Perspective: A Look into the Future.

II. A CIRCUIT PERSPECTIVE.

5. The CMOS Inverter.


The Static CMOS Inverter—An Intuitive Perspective. Evaluating the Robustness of the CMOS Inverter: The Static Behavior. Performance of CMOS Inverter: The Dynamic Behavior. Power, Energy, and Energy-Delay. Perspective: Technology Scaling and Its Impact on the Inverter Metrics.

6. Designing Combinational Logic Gates in CMOS.


Static CMOS Design. Dynamic CMOS Design. How to Choose a Logic Style? Perspective: Gate Design in the Ultra Deep-Submicron Era.

7. Designing Sequential Logic Circuits.


Timing Metrics for Sequential Circuits. Classification of Memory Elements. Static Latches and Registers. Dynamic Latches and Registers. Pulse Registers. Sense-Amplifier Based Registers. Pipelining: An Approach to Optimize Sequential Circuits. Non-Bistable Sequential Circuits. Perspective: Choosing a Clocking Strategy.

III. A SYSTEM PERSPECTIVE.

8. Implementation Strategies for Digital ICS.


From Custom to Semicustom and Structured-Array Design Approaches. Custom Circuit Design. Cell-Based Design Methodology. Array-Based Implementation Approaches. Perspective—The Implementation Platform of the Future.

9. Coping with Interconnect.


Capacitive Parasitics. Resistive Parasitics. Inductive Parasitics. Advanced Interconnect Techniques. Perspective: Networks-on-a-Chip.

10. Timing Issues in Digital Circuits.


Timing Classification of Digital Systems. Synchronous Design—An In-Depth Perspective. Self-Timed Circuit Design. Synchronizers and Arbiters. Clock Synthesis and Synchronization Using a Phased-Locked Loop. Future Directions and Perspectives.

11. Designing Arithmetic Building Blocks.


Datapaths in Digital Processor Architectures. The Adder. The Multiplier. The Shifter. Other Arithmetic Operators. Power and Spped Trade-Offs in Datapath Structures. Perspective: Design as a Trade-off.

12. Designing Memory and Array Structures.


The Memory Core. Memory Peripheral Circuitry. Memory Reliability and Yield. Power Dissipation in Memories. Case Studies in Memory Design. Perspective: Semiconductor Memory Trends and Evolutions.

Problem Solutions.
Index.