Compact Transistor Modelling for Circuit Design (Computational Microelectronics) (Softcover reprint of the original 1st ed. 1990. 2012. xii, 351 S. XII,)

個数:

Compact Transistor Modelling for Circuit Design (Computational Microelectronics) (Softcover reprint of the original 1st ed. 1990. 2012. xii, 351 S. XII,)

  • 在庫がございません。海外の書籍取次会社を通じて出版社等からお取り寄せいたします。
    通常6~9週間ほどで発送の見込みですが、商品によってはさらに時間がかかることもございます。
    重要ご説明事項
    1. 納期遅延や、ご入手不能となる場合がございます。
    2. 複数冊ご注文の場合は、ご注文数量が揃ってからまとめて発送いたします。
    3. 美品のご指定は承りかねます。

    ●3Dセキュア導入とクレジットカードによるお支払いについて

  • オンデマンド(OD/POD)版です。キャンセルは承れません。
  • 【入荷遅延について】
    世界情勢の影響により、海外からお取り寄せとなる洋書・洋古書の入荷が、表示している標準的な納期よりも遅延する場合がございます。
    おそれいりますが、あらかじめご了承くださいますようお願い申し上げます。
  • ◆画像の表紙や帯等は実物とは異なる場合があります。
  • ◆ウェブストアでの洋書販売価格は、弊社店舗等での販売価格とは異なります。
    また、洋書販売価格は、ご注文確定時点での日本円価格となります。
    ご注文確定後に、同じ洋書の販売価格が変動しても、それは反映されません。
  • 製本 Paperback:紙装版/ペーパーバック版/ページ数 351 p.
  • 言語 ENG
  • 商品コード 9783709190456
  • DDC分類 003

Full Description

During the first decade following the invention of the transistor, progress in semiconductor device technology advanced rapidly due to an effective synergy of technological discoveries and physical understanding. Through physical reasoning, a feeling for the right assumption and the correct interpretation of experimental findings, a small group of pioneers conceived the major analytic design equations, which are currently to be found in numerous textbooks. Naturally with the growth of specific applications, the description of some characteristic properties became more complicated. For instance, in inte­ grated circuits this was due in part to the use of a wider bias range, the addition of inherent parasitic elements and the occurrence of multi­ dimensional effects in smaller devices. Since powerful computing aids became available at the same time, complicated situations in complex configurations could be analyzed by useful numerical techniques. Despite the resulting progress in device optimization, the above approach fails to provide a required compact set of device design and process control rules and a compact circuit model for the analysis of large-scale electronic designs. This book therefore takes up the original thread to some extent. Taking into account new physical effects and introducing useful but correct simplifying assumptions, the previous concepts of analytic device models have been extended to describe the characteristics of modern integrated circuit devices. This has been made possible by making extensive use of exact numerical results to gain insight into complicated situations of transistor operation.

Contents

1 Introduction.- 1.1 Compact Models.- 1.2 Compact Models and Simulation Programs.- 1.3 Subjects Treated in This Book.- References.- 2 Some Basic Semiconductor Physics.- 2.1 Quantum-Mechanical Concepts.- 2.2 Distribution Function and Carrier Concentration.- 2.3 The Boltzmann Transport Equation.- 2.4 Bandgap Narrowing.- 2.5 Mobility and Resistivity in Silicon.- 2.6 Recombination.- 2.7 Avalanche Multplication.- 2.8 Noise Sources.- References.- 3 Modelling of Bipolar Device Phenomena.- 3.1 Injection and Transport Models.- 3.2 The Quasi-Static Approximation and the Charge Control Principle.- 3.3 Collector Currents and Stored Charges.- 3.4 Base Currents.- 3.5 Depletion Charges and Capacitances.- 3.6 Early Effect.- 3.7 Quasi-Saturation, Base Widening and Kirk Effect.- 3.8 Avalanche Multiplication.- 3.9 Series Resistances.- 3.10 Time- and Frequency-Dependent Behaviour.- 3.11 Transit Time and Cut-Off Frequency fT.- 3.12 Noise Behaviour.- 3.13 Temperature Dependences.- References.- 4 Compact Models for Vertical Bipolar Transistors.- 4.1 Ebers-Moll-Type Models.- 4.2 Gummel-Poon-Type Models.- 4.3 The MEXTRAM Model.- 4.4 Short Review.- References.- 5 Lateral pnp Transistor Models.- 5.1 Model Definitions.- 5.2 Results.- 5.3 Shortcomings of Existing Models.- References.- 6 MOSFET Physics Relevant to Device Modelling.- 6.1 Formation of the Inversion Layer.- 6.2 The Ideal MOS Transistor Current.- 6.3 The Threshold Voltage.- 6.4 Carrier Mobility in Inversion Layers.- 6.5 Saturation Mode.- 6.6 Dynamic Operation.- 6.7 Intrinsic Parasitics.- References.- 7 Models for the Enhancement-Type MOSFET.- 7.1 Long-Channel Models.- 7.2 Small Transistor Models.- 7.3 Models for Analog Applications.- References.- 8 Models for the Depletion-Type MOSFET.- 8.1 Long-Channel Model.- 8.2 Short-Channel Model.-8.3 Charges and Charge Distribution.- References.- 9 Models for the JFET and the MESFET.- 9.1 The Drain Current of the Junction-Gate FET.- 9.2 The Drain Current of the MESFET.- 9.3 Charges and Capacitances.- References.- 10 Parameter Determination.- 10.1 General Optimization Method.- 10.2 Specific Bipolar Measurements.- 10.3 Example of Parameter Extraction for a Bipolar Transistor Model.- 10.4 Parameter Determination for MOSFETs.- 10.5 Specific MOSFET Measurements.- References.- 11 Process and Geometry Dependence, Optimization and Statistics of Parameters.- 11.1 Unity Parameters and Geometrical Scaling in Bipolar Modelling.- 11.2 Bipolar Process Blocks and Circuit Optimization.- 11.3 Geometry- and Process Dependence of MOSFET Parameters.- 11.4 Statistics: Definitions and Formulas.- 11.5 Bipolar Statistical Modelling.- 11.6 MOS Statistical Modelling.- References.

最近チェックした商品