- ホーム
- > 洋書
- > ドイツ書
- > Mathematics, Sciences & Technology
- > Computer & Internet
- > hardware
Full Description
This book presents a study on how thread and data mapping techniques can be used to improve the performance of multi-core architectures.
It describes how the memory hierarchy introduces non-uniform memory access, and how mapping can be used to reduce the memory access latency in current hardware architectures.
On the software side, this book describes the characteristics present in parallel applications that are used by mapping techniques to improve memory access.
Several state-of-the-art methods are analyzed, and the benefits and drawbacks of each one are identified.
Contents
preface.- chapter 1: introduction.- chapter 2: Sharing-aware mapping and parallel architectures.- chapter 3: Sharing-aware mapping and parallel applications.- chapter 4: Sharing-Aware mapping methods.- chapter 5: Improving performance with Sharing-Aware mapping.- chapter 6: conclusion and research prospects.- index.
-
- 電子書籍
- バラバラ夫婦~手足をなくした夫はまだ生…
-
- 電子書籍
- 大好きな婚約者様、もうお別れしましょう…
-
- 電子書籍
- 不動産取引紛争の実践知[固定版面] L…
-
- 電子書籍
- 【単話売】あずきの地! 96話 ネクス…



