- ホーム
- > 洋書
- > 英文書
- > Science / Mathematics
Full Description
This book examines the impact of register transfer level (RTL) design choices that may result in issues of testability, data synchronization across clock domains, synthesizability, power consumption and routability, that appear later in the product lifecycle.



