Automatic Layout Modification : Including design reuse of the Alpha CPU in 0.13 micron SOI technology

個数:
  • ポイントキャンペーン

Automatic Layout Modification : Including design reuse of the Alpha CPU in 0.13 micron SOI technology

  • ウェブストア価格 ¥22,609(本体¥20,554)
  • Springer-Verlag New York Inc.(2013/03発売)
  • 外貨定価 US$ 109.99
  • 【ウェブストア限定】サマー!ポイント5倍キャンペーン 対象商品(~7/21)※店舗受取は対象外
  • ポイント 1,025pt
  • オンデマンド(OD/POD)版です。キャンセルは承れません。
  • 【入荷遅延について】
    世界情勢の影響により、海外からお取り寄せとなる洋書・洋古書の入荷が、表示している標準的な納期よりも遅延する場合がございます。
    おそれいりますが、あらかじめご了承くださいますようお願い申し上げます。
  • ◆画像の表紙や帯等は実物とは異なる場合があります。
  • ◆ウェブストアでの洋書販売価格は、弊社店舗等での販売価格とは異なります。
    また、洋書販売価格は、ご注文確定時点での日本円価格となります。
    ご注文確定後に、同じ洋書の販売価格が変動しても、それは反映されません。
  • 製本 Paperback:紙装版/ペーパーバック版/ページ数 226 p.
  • 言語 ENG
  • 商品コード 9781475775877
  • DDC分類 621

Full Description

Design reuse techniques have become the subject of books, conferences, and podium discussions over the last few years. However, most discussions focus on higher-level abstraction like RTL descriptions, which can be synthesized. Design reuse is often seen as an add-on to normal design activity, or a special design task that is not an integrated part of the existing design flow. This may all be true for the ASIC world, but not for high-speed, high-performance microprocessors.

In the field of high-speed microprocessors, design reuse is an integrated part of the design flow. The method of choice in this demanding field was, and is always, physical design reuse at the layout level. In the past, the practical implementations of this method were linear shrinks and the lambda approach. With the scaling of process technology down to 0.18 micron and below, this approach lost steam and became inefficient. The only viable solution is a method, which is now called Automatic Layout Modification (ALM). It combines compaction, mask manipulation, and correction with powerful capabilities.

Automatic Layout Modification, Including design reuse of the Alpha CPU in 0.13 micron SOI technology is a welcome effort to improving some of the practices in chip design today.

Contents

to IC Physical Design Reuse.- Physical Design Reuse In The SOC Era: Luxury or Necessity?.- Boosting Design Capabilities with Automatic Layout Modification Technology.- Characteristics and Functionalities of an Automatic Layout Modification Tool Suite.- Integrating Automatic Layout Modification and Physical Design Reuse into Existing Design Flows.- Applying Physical Design Reuse to Different Design Types with Automatic Layout Modification Technology.- Layout Guidelines for Physical Design Reuse and Automatic Layout Modification.- Guide to Physical Design Reuse Tools: Uses and Functions.- General Layout Modification Design Flow as Applied to the Alpha CPU Migration.- Aspects of Memory Conversion Projects.- Aspects of Library Conversion Projects.

最近チェックした商品