Advances in Hardware Design for Security and Trust (Computer Hardware Security and Correctness)

個数：

予約

Advances in Hardware Design for Security and Trust (Computer Hardware Security and Correctness)

Vemuri, Ranga (EDT)/ Emmert, John (EDT)

ウェブストア価格 ¥34,707（本体¥31,552）
CRC Press（2025/08発売）
外貨定価 US$ 170.00
ポイント 315pt

現在予約受付中です。出版後の入荷・発送となります。
（重要：表示されている発売日は予定となり、発売が延期、中止、生産限定品で商品確保ができないなどの理由により、ご注文をお取消しさせていただく場合がございます。予めご了承ください。）

●3Dセキュア導入とクレジットカードによるお支払いについて

【入荷遅延について】
世界情勢の影響により、海外からお取り寄せとなる洋書・洋古書の入荷が、表示している標準的な納期よりも遅延する場合がございます。
おそれいりますが、あらかじめご了承くださいますようお願い申し上げます。

◆画像の表紙や帯等は実物とは異なる場合があります。

◆ウェブストアでの洋書販売価格は、弊社店舗等での販売価格とは異なります。
また、洋書販売価格は、ご注文確定時点での日本円価格となります。
ご注文確定後に、同じ洋書の販売価格が変動しても、それは反映されません。

製本 Hardcover:ハードカバー版／ページ数 392 p.
言語 ENG
商品コード 9781032840420

Full Description

This book addresses various electronics supply-chain vulnerabilities, attack methods which exploit these vulnerabilities, and design techniques to mitigate the vulnerabilities while defending against the attacks. This book covers the entire spectrum of electronic hardware design including integrated circuits, embedded systems, and design automation tools.

Advances in Hardware Design for Security and Trust offers self-contained tutorials within each chapter, as well as a presentation of recent advances. The relevance of each method in the context of the overall design and fabrication process is clearly articulated. Both qualitative analysis and quantitative experimental results to evaluate the significance of methods are presented. Both side-channel methods as well as front-channel techniques are covered. The authors emphasize methods which are ready for technology transition and commercialization.

This book is intended for both researchers and industry practitioners. They will benefit from the tutorial style exposition of the topics along with advanced research results and emerging directions.

1. Introduction 2. Hardware Security In The Consumer Technology Industry 3. A Commercial EDA Perspective on Hardware Security, Safety, and Trust 4. Machine Learning Techniques for Detecting Hardware Trojans in ASIC designs 5. Next-Generation Semiconductor Reverse Engineering: Laser Delayering, Correlative Imaging, and Cloud-Enabled Image Analysis Techniques 6. Synthesis of Polymorphic Circuits for Hardware Security 7. Design Obfuscation and Performance Locking Solutions for Mixed-Signal, Analog and RF ICs 8. On-Chip Integrity, Reliability, and Aging Assurance Techniques for ICs 9. Deep Learning Side-Channel Attack: Challenges and Opportunities 10. Side Channel Attack Avoidance and Mitigation through Asynchronous Digital Design 11. Is ARM TrustZone trustable for confidentiality protection? 12. Security Verification for Next Generation SoCs 13. Cloud FPGA Accelerator Fingerprinting Using Communication Side-Channels 14. Enterprise Risk Management of Electronics and Computing Device Supply Chains