Electronic Packaging for High Reliability, Low Cost Electronics (NATO Science Partnership Sub-series: 3)

個数:

Electronic Packaging for High Reliability, Low Cost Electronics (NATO Science Partnership Sub-series: 3)

  • 在庫がございません。海外の書籍取次会社を通じて出版社等からお取り寄せいたします。
    通常6~9週間ほどで発送の見込みですが、商品によってはさらに時間がかかることもございます。
    重要ご説明事項
    1. 納期遅延や、ご入手不能となる場合がございます。
    2. 複数冊ご注文の場合は、ご注文数量が揃ってからまとめて発送いたします。
    3. 美品のご指定は承りかねます。

    ●3Dセキュア導入とクレジットカードによるお支払いについて
  • 【入荷遅延について】
    世界情勢の影響により、海外からお取り寄せとなる洋書・洋古書の入荷が、表示している標準的な納期よりも遅延する場合がございます。
    おそれいりますが、あらかじめご了承くださいますようお願い申し上げます。
  • ◆画像の表紙や帯等は実物とは異なる場合があります。
  • ◆ウェブストアでの洋書販売価格は、弊社店舗等での販売価格とは異なります。
    また、洋書販売価格は、ご注文確定時点での日本円価格となります。
    ご注文確定後に、同じ洋書の販売価格が変動しても、それは反映されません。
  • 製本 Paperback:紙装版/ペーパーバック版/ページ数 328 p.
  • 言語 ENG
  • 商品コード 9789048150854
  • DDC分類 621

Full Description

Integrated circuits are expected to increase their speed and power dramatically and rapidly. New packaging techniques are required if the devices are to remain within cost and size constraints. The present volume addresses new hermetic packaging, new materials for thermal management and assembly, and new components that integrate multiple functions (embedded substrates and component arrays), while retaining previous high levels of reliability. The book embraces many developments in fundamental materials science and manufacturing processes of discrete components, as well as developments in high speed, high integration packaging and more complex embedded component technologies.

Contents

Preface. Performance Predictions. Possibilities of Thermal Resonance in Microcircuits; G. De Mey. Signal Integrity Analysis in Cost Sensitive Interconnections; P. Svasta, et al. The Use of Nonlinearity Measurements for the Reliability Assessment; P.J. Mach. Effect of Plastic Package Geometry on its Propensity to Moisture Induced Failure; E. Suhir. The Impact of Stress on the Noise, Quality and Reliability of Passive and Active Devices; J. Sikula, P. Vasina. Process and Materials Development. Smart Unit for Technological Monitoring in Electrochemical Industry; R. Ionescu, et al. Lower Patterning of Printed Wiring Boards for MCM-Ls; ZS. Illyefalvi-Vitez, et al. Silver Filled Adhesives-Controlling Rheology and Electrical Conductivity; P. Sexton, et al. Silicides Formation in Metal-Silicon Film Systems: The Role of Impurities; Yu. Makogon, S.I. Sidorenko. Mechanical properties of Pb-Sn-In-Ag Solders from -100 C to 150 C; W.K. Jones, et al. MCM-D/L. The Need for Low Cost, High Density Packaging and Interconnect Technology; P. Garrou. Application of Electroconducting Polymers in Low Cost Devices; G. Harsanyi, et al. Photosensitive Polymer Thick Films; S. Achmatowicz, et al. Characteristics of Passive Ta-Resistive Planes Embedded in Al-Sheet 'PCB'-Compatible for Integrated MCM-Substrates or Packaging Carriers; P. Philippov. MCM-C. Use of Gravure Offset Printing in Manufacturing of Electronic Applications; S.J. Leppavuori, A.K. Uusimaki. Investigation of Thick Film Resistors for a Multilayer System; M. Hrovat, et al. Reliability Aspects of the Batch Production Based on PTF Technology; M. Somora, et al. A Five Layer Thin Film MCM-Si Design Using Oxynitride Dielectrics; J. Lernout, et al. Packaging Applications. An ASIC View of Low Cost Packaging; P.R. Van Loan. Packaging Technologies for Thick Film Sensors; D. Belavic, et al. Radiation Hardened ASIC Design for Space Applications; J. Trontelj, L. Trontelj. Low Cost Packaging Encoder Circuits; S. Amon, et al. Microwave Filters Manufactured by Advanced Thick-Film Techniques and Novel Silver Pastes; M. Ciez, et al. Systems Level Packaging. System Reliability; N. Sinnadurai. Capabilities and Limitations in Microelectronic Packaging and Assembly within the FSU; S. Muckett. MCM-L in IBM Technology Overview; G. Vendramin. Applications of the Interconnected Mesh Power System (IMPS) Substrate Layer Reduction Topology; L.W. Schaper. Flip Chip and BGA Assembly. Plastic Ball Grid Array (PBGA): A Rising Package Solution; K. Kurzweil, et al. Low Cost Flip Chip on Glass Epoxy FR4 Substrates for Personal Electronics; N. Van Veen. Chip Stacking using Flip Chip Technologies; M. Amskov. Flip Chip Joining Technology Applications; J. Vahakangas, et al. Novel Underfills: Effect of the Filler for Fast-Flow Underfills and Latent Catalyst for No-Flow Underfills on the Processing of Flip Chip Devices; C.P. Wong, et al. Author Index. Keyword Index.

最近チェックした商品