Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation : 15th International Workshop, Patmos 2005, Leuven, Belgi

個数:
  • ポイントキャンペーン

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation : 15th International Workshop, Patmos 2005, Leuven, Belgi

  • ウェブストア価格 ¥24,004(本体¥21,822)
  • Springer-Verlag New York Inc(2005/11発売)
  • 外貨定価 US$ 109.99
  • 【ウェブストア限定】ブラックフライデーポイント5倍対象商品(~11/24)※店舗受取は対象外
  • ポイント 1,090pt
  • 提携先の海外書籍取次会社に在庫がございます。通常3週間で発送いたします。
    重要ご説明事項
    1. 納期遅延や、ご入手不能となる場合が若干ございます。
    2. 複数冊ご注文の場合は、ご注文数量が揃ってからまとめて発送いたします。
    3. 美品のご指定は承りかねます。

    ●3Dセキュア導入とクレジットカードによるお支払いについて
  • 【入荷遅延について】
    世界情勢の影響により、海外からお取り寄せとなる洋書・洋古書の入荷が、表示している標準的な納期よりも遅延する場合がございます。
    おそれいりますが、あらかじめご了承くださいますようお願い申し上げます。
  • ◆画像の表紙や帯等は実物とは異なる場合があります。
  • ◆ウェブストアでの洋書販売価格は、弊社店舗等での販売価格とは異なります。
    また、洋書販売価格は、ご注文確定時点での日本円価格となります。
    ご注文確定後に、同じ洋書の販売価格が変動しても、それは反映されません。
  • 製本 Paperback:紙装版/ペーパーバック版/ページ数 753 p.
  • 言語 ENG
  • 商品コード 9783540290131
  • DDC分類 621.3815

Full Description

Welcome to the proceedings of PATMOS 2005, the 15th in a series of international workshops.PATMOS2005wasorganizedbyIMECwithtechnicalco-sponsorshipfrom the IEEE Circuits and Systems Society. Over the years, PATMOS has evolved into an important European event, where - searchers from both industry and academia discuss and investigate the emerging ch- lenges in future and contemporary applications, design methodologies, and tools - quired for the developmentof upcominggenerationsof integrated circuits and systems. The technical program of PATMOS 2005 contained state-of-the-art technical contri- tions, three invited talks, a special session on hearing-aid design, and an embedded - torial. The technical program focused on timing, performance and power consumption, as well as architectural aspects with particular emphasis on modeling, design, char- terization, analysis and optimization in the nanometer era. The Technical Program Committee, with the assistance of additional expert revi- ers, selected the 74 papers to be presented at PATMOS. The papers were divided into 11 technical sessions and 3 poster sessions. As is always the case with the PATMOS workshops, the review process was anonymous, full papers were required, and several reviews were carried out per paper. Beyond the presentations of the papers, the PATMOS technical program was - riched by a series of speeches offered by world class experts, on important emerging research issues of industrial relevance. Prof. Jan Rabaey, Berkeley, USA, gave a talk on "Traveling the Wild Frontier of Ulta Low-Power Design", Dr. Sung Bae Park, S- sung, gave a presentation on "DVL (Deep Low Voltage): Circuits and Devices", Prof.

Contents

Session 1: Low-Power Processors.- Session 2: Code Optimization for Low-Power.- Session 3: High-Level Design.- Session 4: Telecommunications and Signal Processing.- Session 5: Low-Power Circuits.- Session 6: System-on-Chip Design.- Session 7: Busses and Interconnections.- Session 8: Modeling.- Session 9: Design Automation.- Session 10: Low-Power Techniques.- Session 11: Memory and Register Files.- Poster Session 1: Applications.- Poster Session 2: Digital Circuits.- Poster Session 3: Analog and Physical Design.- Special Session: Digital Hearing Aids: Challenges and Solutions for Ultra Low Power.- Invited Talks.

最近チェックした商品