Efficient Execution of Irregular Dataflow Graphs : Hardware/Software Co-optimization for Probabilistic AI and Sparse Linear Algebra (2023)

Efficient Execution of Irregular Dataflow Graphs : Hardware/Software Co-optimization for Probabilistic AI and Sparse Linear Algebra (2023)

  • ただいまウェブストアではご注文を受け付けておりません。 ⇒古書を探す
  • 製本 Paperback:紙装版/ペーパーバック版/ページ数 143 p.
  • 言語 ENG
  • 商品コード 9783031331381

Full Description

This book focuses on the acceleration of emerging irregular sparse workloads, posed by novel artificial intelligent (AI) models and sparse linear algebra. Specifically, the book outlines several co-optimized hardware-software solutions for a highly promising class of emerging sparse AI models called Probabilistic Circuit (PC) and a similar sparse matrix workload for triangular linear systems (SpTRSV). The authors describe optimizations for the entire stack, targeting applications, compilation, hardware architecture and silicon implementation, resulting in orders of magnitude higher performance and energy-efficiency compared to the existing state-of-the-art solutions. Thus, this book provides important building blocks for the upcoming generation of edge AI platforms.

Contents

Chapter 1. Irregular workloads at risk of losing the hardware lottery.- Chapter 2. Suitable data representation: A study of fixed point, floating point,and positTM formats for probabilistic AI.- Chapter 3. GraphOpt: constrained-optimization-based parallelization of irregular workloads for multicore processors.- Chapter 4. DAG Processing Unit version 1 (DPU): Efficient execution of irregular workloads on a multicore processor.- Chapter 5. DAG Processing Unit version 2 (DPU-v2): Efficient execution of irregular workloads on a spatial datapath.- Chapter 6. Conclusions and future work.

最近チェックした商品