Secured Hardware Accelerators for DSP and Image Processing Applications (Materials, Circuits and Devices)

個数:

Secured Hardware Accelerators for DSP and Image Processing Applications (Materials, Circuits and Devices)

  • 提携先の海外書籍取次会社に在庫がございます。通常3週間で発送いたします。
    重要ご説明事項
    1. 納期遅延や、ご入手不能となる場合が若干ございます。
    2. 複数冊ご注文の場合、分割発送となる場合がございます。
    3. 美品のご指定は承りかねます。

    ●3Dセキュア導入とクレジットカードによるお支払いについて
  • 【入荷遅延について】
    世界情勢の影響により、海外からお取り寄せとなる洋書・洋古書の入荷が、表示している標準的な納期よりも遅延する場合がございます。
    おそれいりますが、あらかじめご了承くださいますようお願い申し上げます。
  • ◆画像の表紙や帯等は実物とは異なる場合があります。
  • ◆ウェブストアでの洋書販売価格は、弊社店舗等での販売価格とは異なります。
    また、洋書販売価格は、ご注文確定時点での日本円価格となります。
    ご注文確定後に、同じ洋書の販売価格が変動しても、それは反映されません。
  • 製本 Hardcover:ハードカバー版/ページ数 406 p.
  • 言語 ENG
  • 商品コード 9781839533068
  • DDC分類 621.367

Full Description

Written by an acknowledged expert in the field, this book focuses on approaches for designing secure hardware accelerators for digital signal processing and image processing, which are also optimised for performance and efficiency. State-of-the art security and optimization algorithms are presented, and their roles in the design of secured hardware accelerators for DSP, multimedia and image processing applications are explored.

The book begins with an introduction to the principles of secured and optimized hardware accelerators for DSP and image processing applications. The following topics are then given thorough and systematic coverage: cryptography driven IP steganography for DSP hardware accelerators; double line of defence to secure JPEG codec hardware for medical imaging systems; integrating multi-key based structural obfuscation and low-level watermarking for double line of defence of DSP hardware accelerators; multimodal hardware accelerators for image processing filters; fingerprint biometric for securing hardware accelerators; key-triggered hash-chaining based encoded hardware steganography for Securing DSP hardware accelerators; designing N-point DFT hardware accelerator using obfuscation and steganography; and structural transformation and obfuscation frameworks for data-intensive IPs.

Intended primarily for researchers and practicing engineers, the book will also be of interest to graduate students with a particular interest in hardware device security.

Contents

Chapter 1: Introduction: secured and optimized hardware accelerators for DSP and image processing applications
Chapter 2: Cryptography-driven IP steganography for DSP hardware accelerators
Chapter 3: Double line of defence to secure JPEG codec hardware for medical imaging systems
Chapter 4: Integrating multi-key-based structural obfuscation and low-level watermarking for double line of defence of DSP hardware accelerators
Chapter 5: Multimodal hardware accelerators for image processing filters
Chapter 6: Fingerprint biometric for securing hardware accelerators
Chapter 7: Key-triggered hash-chaining-based encoded hardware steganography for securing DSP hardware accelerators
Chapter 8: Designing a secured N-point DFT hardware accelerator using obfuscation and steganography
Chapter 9: Structural transformation-based obfuscation using pseudo-operation mixing for securing data-intensive IP cores

最近チェックした商品