Designing CMOS Circuits for Low Power

個数:

Designing CMOS Circuits for Low Power

  • 提携先の海外書籍取次会社に在庫がございます。通常3週間で発送いたします。
    重要ご説明事項
    1. 納期遅延や、ご入手不能となる場合が若干ございます。
    2. 複数冊ご注文の場合は、ご注文数量が揃ってからまとめて発送いたします。
    3. 美品のご指定は承りかねます。

    ●3Dセキュア導入とクレジットカードによるお支払いについて
  • 【入荷遅延について】
    世界情勢の影響により、海外からお取り寄せとなる洋書・洋古書の入荷が、表示している標準的な納期よりも遅延する場合がございます。
    おそれいりますが、あらかじめご了承くださいますようお願い申し上げます。
  • ◆画像の表紙や帯等は実物とは異なる場合があります。
  • ◆ウェブストアでの洋書販売価格は、弊社店舗等での販売価格とは異なります。
    また、洋書販売価格は、ご注文確定時点での日本円価格となります。
    ご注文確定後に、同じ洋書の販売価格が変動しても、それは反映されません。
  • 製本 Paperback:紙装版/ペーパーバック版/ページ数 290 p.
  • 言語 ENG
  • 商品コード 9781441953148
  • DDC分類 621

Full Description

This book is the fourth in a series on novel low power design architectures, methods and design practices. It results from of a large European project started in 1997, whose goal is to promote the further development and the faster and wider industrial use of advanced design methods for reducing the power con­ sumption of electronic systems. Low power design became crucial with the wide spread of portable infor­ mation and communication terminals, where a small battery has to last for a long period. High performance electronics, in addition, suffers from a per­ manent increase of the dissipated power per square millimeter of silicon, due to the increasing clock-rates, which causes cooling and reliability problems or otherwise limits the performance. The European Union's Information Technologies Programme 'Esprit' did therefore launch a 'Pilot action for Low Power Design', which eventually grew to 19 R&D projects and one coordination project, with an overall budget of 14 million EURO. It is meanwhile known as European Low Power Initiative for Electronic System Design (ESD-LPD) and will be completed in the year 2002. It involves to develop or demonstrate new design methods for power reduction, while the coordination project takes care that the methods, experiences and results are properly documented and publicised.

Contents

I Low Power Design Methods.- 1 Motivation, Context and Objectives.- 2 Sources of power dissipation in CMOS circuits.- 3 Logic level Power Optimization.- 4 Circuit-Level Low-Power Design.- 5 Circuit Techniques for Reducing Power Consumption in Adders and Multipliers.- 6 Computer Arithmetic Techniques for Low-Power Systems.- 7 Reducing Power Consumption in Memories.- 8 Low-Power Clock, Interconnect and Layout Designs.- 9 Logic Level Power Estimation.- II Low Power Design Stories.- 10 Low-Power Design for Safety-Critical Applications.- 11 Design of a Low Power Ultrasound Beamformer ASIC.- 12 Epilogue.

最近チェックした商品