Device Circuit Co-Design Issues in FETs (Materials, Devices, and Circuits)

個数:

Device Circuit Co-Design Issues in FETs (Materials, Devices, and Circuits)

  • 提携先の海外書籍取次会社に在庫がございます。通常3週間で発送いたします。
    重要ご説明事項
    1. 納期遅延や、ご入手不能となる場合が若干ございます。
    2. 複数冊ご注文の場合、分割発送となる場合がございます。
    3. 美品のご指定は承りかねます。

    ●3Dセキュア導入とクレジットカードによるお支払いについて
  • 【入荷遅延について】
    世界情勢の影響により、海外からお取り寄せとなる洋書・洋古書の入荷が、表示している標準的な納期よりも遅延する場合がございます。
    おそれいりますが、あらかじめご了承くださいますようお願い申し上げます。
  • ◆画像の表紙や帯等は実物とは異なる場合があります。
  • ◆ウェブストアでの洋書販売価格は、弊社店舗等での販売価格とは異なります。
    また、洋書販売価格は、ご注文確定時点での日本円価格となります。
    ご注文確定後に、同じ洋書の販売価格が変動しても、それは反映されません。
  • 製本 Paperback:紙装版/ペーパーバック版/ページ数 262 p.
  • 言語 ENG
  • 商品コード 9781032416823
  • DDC分類 621.3815284

Full Description

This book provides an overview of emerging semiconductor devices and their applications in electronic circuits, which form the foundation of electronic devices. Device Circuit Co-Design Issues in FETs provides readers with a better understanding of the ever-growing field of low-power electronic devices and their applications in the wireless, biosensing, and circuit domains. The book brings researchers and engineers from various disciplines of the VLSI domain together to tackle the emerging challenges in the field of engineering and applications of advanced low-power devices in an effort to improve the performance of these technologies. The chapters examine the challenges and scope of FinFET device circuits, 3D FETs, and advanced FET for circuit applications. The book also discusses low-power memory design, neuromorphic computing, and issues related to thermal reliability. The authors provide a good understanding of device physics and circuits, and discuss transistors based on the new channel/dielectric materials and device architectures to achieve low-power dissipation and ultra-high switching speeds to fulfill the requirements of the semiconductor industry.

This book is intended for students, researchers, and professionals in the field of semiconductor devices and nanodevices, as well as those working on device-circuit co-design issues.

Contents

1. Modeling for CMOS Circuit Design.  2. Conventional CMOS Circuit Design.  3. Compact modeling of junctionless Gate-All-Around MOSFET for circuit simulation.  4. Novel Gate-Overlap Tunnel FETs for Superior Analog, Digital, and Ternary Logic Circuit Applications.  5. Phase Transition Materials for Low Power Electronics.  6. Impact of total ionizing dose effect on SOI-FinFET with spacer engineering.  7. Scope and Challenges with Nanosheet FET based Circuit design.  8. Scope with TFET based Circuit and System Design.  9. An overview of FinFET based Capacitorless 1T-DRAM.  10. Literature Review of the SRAM Circuits Design Challenges.  11. Challenges and Future Scope of Gate-All-Around (GAA) Transistors: Physical Insights of Device-Circuit Interactions. 

最近チェックした商品