論理合成と認証アルゴリズム Logic Synthesis and Verification Algorithms

ホーム
> 洋書
> ドイツ書
> Mathematics, Sciences & Technology
> Technology
> electronics, electrical engineering, telecommunications

論理合成と認証アルゴリズム<br>Logic Synthesis and Verification Algorithms

論理合成と認証アルゴリズム
Logic Synthesis and Verification Algorithms

Hachtel, G. D./ Somenzi, F.

Springer（2006/02発売）

ただいまウェブストアではご注文を受け付けておりません。 ⇒古書を探す

製本 Paperback:紙装版/ペーパーバック版／ページ数 600 p.
言語 ENG
商品コード 9780387310046

基本説明

Blends mathematical foundations and algorithmic developments with circuit design issues.

Full Description

This book blends mathematical foundations and algorithmic developments with circuit design issues. Each new technique is presented in the context of its application to design. Through the study of optimal two-level and multilevel combinational circuit design, the reader is introduced to basic concepts, such as Boolean algebras, local search, and algebraic factorization. Similarly, through the study of optimal sequential circuit design, the reader is introduced to graph algorithms, finite state systems, and language theory. Throughout the book, recurrent themes such as branch and bound, dynamic programming, and symbolic implicit enumeration are used to establish optimal design principles.

Ithe Help of a Simple Example.- II: Two Level Logic Synthesis. 3. Boolean Algebras. 4. Synthesis of Two-Level Circuits. 5. Heuristic Minimization of Two-Level Circuits. 6. Binary Decision Diagrams (BDDs).- III: Models of Sequential Systems. 7. Models of Sequential Systems. 8. Synthesis and Verification of Finite State Machines. 9. Finite Automata. IV: Multilevel Logic Synthesis. 10. Multi-Level Logic Synthesis. 11. Multi-Level Minimization. 12. Automatic Test Generation for Combinational Circuits. 13. Technology Mapping. A. ASCII Codes. B. Supplementary Problems.- Bibliography.- Index.