VLSI Chip Design with the Hardware Description Language VERILOG : An Introduction Based on a Large RISC Processor Design (2014. xiv, 360 S. XIV, 360 p. 37 illus. 235 mm)
  • 洋書

VLSI Chip Design with the Hardware Description Language VERILOG : An Introduction Based on a Large RISC Processor Design (2014. xiv, 360 S. XIV, 360 p. 37 illus. 235 mm)  Paperback

Golze, Ulrich/ Mitarbeit: Blinzer, P./ Cochlovius, E./ Schaefers, M./ Wachsmann, K.-P.

  • ウェブストア価格 ¥13,384(本体¥12,168)
  • SPRINGER, BERLIN; SPRINGER(2014発売)
  • ポイント 121pt
  • 海外取次在庫
Signal Processing Techniques for Knowledge Extraction and Information Fusion
  • 洋書

Signal Processing Techniques for Knowledge Extraction and Information Fusion  Hardcover,  言語:ENG

Mandic, Danilo (EDT)/ Golz, M. (et al., EDT)

  • ウェブストア価格 ¥35,662(本体¥32,420)
  • Springer(2008/04発売)
  • ポイント 324pt
  • 海外取次在庫