Systematic Design for Optimisation of Pipelined Adcs (Kluwer International Series in Engineering and Computer Science Vol.607)

個数:
  • ポイントキャンペーン

Systematic Design for Optimisation of Pipelined Adcs (Kluwer International Series in Engineering and Computer Science Vol.607)

  • ウェブストア価格 ¥32,750(本体¥29,773)
  • Kluwer Academic Pub(2001/04発売)
  • 外貨定価 US$ 169.99
  • ゴールデンウィーク ポイント2倍キャンペーン対象商品(5/6まで)
  • ポイント 594pt
  • 提携先の海外書籍取次会社に在庫がございます。通常3週間で発送いたします。
    重要ご説明事項
    1. 納期遅延や、ご入手不能となる場合が若干ございます。
    2. 複数冊ご注文の場合、分割発送となる場合がございます。
    3. 美品のご指定は承りかねます。
  • 【入荷遅延について】
    世界情勢の影響により、海外からお取り寄せとなる洋書・洋古書の入荷が、表示している標準的な納期よりも遅延する場合がございます。
    おそれいりますが、あらかじめご了承くださいますようお願い申し上げます。
  • ◆画像の表紙や帯等は実物とは異なる場合があります。
  • ◆ウェブストアでの洋書販売価格は、弊社店舗等での販売価格とは異なります。
    また、洋書販売価格は、ご注文確定時点での日本円価格となります。
    ご注文確定後に、同じ洋書の販売価格が変動しても、それは反映されません。
  • 製本 Hardcover:ハードカバー版/ページ数 160 p.
  • 言語 ENG
  • 商品コード 9780792372912
  • DDC分類 621.39732

基本説明

Develops new strategies, methodologies and tools for designing low-power and low-area CMOS pipelined A/D converters.

Full Description

Systematic Design for Optimisation of Pipelined ADCs proposes and develops new strategies, methodologies and tools for designing low-power and low-area CMOS pipelined A/D converters. The task is tackled by following a scientifically-consistent approach. First of all, the state of the art in pipeline A/D converters is analysed with a double purpose: a) to identify the best suited among different strategies reported in literature and taking into account the objectives pursued; b) to identify the drawbacks of these strategies as a basic first step to improve them. Then, the book proposes a top-down design approach for implementing high-performance low-power and low-area CMOS pipelined A/D converters through: The conception, development and implementation of self-calibrated techniques to extend the linearity of some critical stages in the architecture of pipelined ADCs.
The detailed analysis and modelling of some major non-idealities that limit the physical realisation of pipelined ADCs and the proposal, development and implementation of design methodologies to support systematic design of optimised instances of these converters which combine maximum performance with minimum power dissipation and minimum area occupation. £/LIST£ Several implementations together with consistent measured results are presented. In particular, a practical realisation of a low-power 14-bit 5MS/s CMOS pipelined ADC with background analogue self-calibration is fully described.
The proposed approach is fully in line with the best practice regarding the design of mixed-signal integrated circuits. On the one hand, drawbacks of currently existing solutions are overcame through innovative strategies and, on the other hand, the expert knowledge is packaged and made available for re-usability by the community of circuit designers. Finally, feasibility of the strategies and the associated encapsulated knowledge isgranted through experimental validation of working silicon.
Systematic Design for Optimisation of Pipelined ADCs serves as an excellent reference for analogue design engineers especially designers of low-power CMOS A/D converters. The book may also be used as a text for advanced reading on the subject.

Contents

General Design Considerations in Pipelined A/D Converters.- Analogue Code-by-code Self-calibration Technique.- Systematic Design Methodology for Optimisation of High-speed Self-calibrated Pipelined ADCs.- Design of a 14-Bit 5 MS/S CMOS Pipelined A/D Converter.- Integrated Prototypes of Pipelined ADCs and Measured Results.- Conclusions.