VLSI Architecture of Block Coder in JPEG 2000 : Understanding Embedded Block Coding technique of JPEG 2000: The VLSI Perspective (2010. 76 S. 220 mm)

個数:

VLSI Architecture of Block Coder in JPEG 2000 : Understanding Embedded Block Coding technique of JPEG 2000: The VLSI Perspective (2010. 76 S. 220 mm)

  • オンデマンド(OD/POD)版です。キャンセルは承れません。
  • ≪洋書のご注文について≫ 「海外取次在庫あり」「国内在庫僅少」および「国内仕入れ先からお取り寄せいたします」表示の商品でもクリスマス前(12/20~12/25)および年末年始までにお届けできないことがございます。あらかじめご了承ください。

  • 【入荷遅延について】
    世界情勢の影響により、海外からお取り寄せとなる洋書・洋古書の入荷が、表示している標準的な納期よりも遅延する場合がございます。
    おそれいりますが、あらかじめご了承くださいますようお願い申し上げます。
  • ◆画像の表紙や帯等は実物とは異なる場合があります。
  • ◆ウェブストアでの洋書販売価格は、弊社店舗等での販売価格とは異なります。
    また、洋書販売価格は、ご注文確定時点での日本円価格となります。
    ご注文確定後に、同じ洋書の販売価格が変動しても、それは反映されません。
  • 製本 Paperback:紙装版/ペーパーバック版/ページ数 76 p.
  • 商品コード 9783843355841

Description


(Text)
With the growth in multimedia technology, demand for high speed real time image compression system has also increased. JPEG 2000 still image compression standard is developed to cater such application requirements. It offers numerous advantages over traditional JPEG standard. The key algorithms adopted in this standard are discrete wavelet transform (DWT) and embedded block coding with optimized truncation (EBCOT). Both the algorithms are computation intensive and when implemented on general purpose processor, they are unsuitable for real time applications. Therefore, to meet the timing constraints imposed by the real time systems dedicated VLSI implementation of these algorithms is imperative. EBCOT is a two-tier coder. Tier-1 is a context based adaptive arithmetic coder and Tier-2 performs layered bit stream formation. Tier-1 is further partitioned into block coder and MQ coder. To a novice, it is difficult to grasp the operating principle of the block coder and hence it is difficult to realize high speed JPEG 2000 architecture. The author has made an attempt to demystify these concepts and presented a simplified VLSI architecture of the block coder in this book.
(Author portrait)
Sarawadekar, KishorKishor Sarawadekar received his M. Tech. degree in 2007 fromIndian Institute of Technology, Kharagpur, India, where he iscurrently pursuing the Ph.D. degree. His research interestsinclude algorithm and architecture for image/video signalprocessing, image coding system JPEG 2000, bio-medical imageprocessing, and related VLSI designs.

最近チェックした商品