Analog VLSI Design Automation (VLSI Circuits)

個数:
電子版価格 ¥8,749
  • 電書あり

Analog VLSI Design Automation (VLSI Circuits)

  • 在庫がございません。海外の書籍取次会社を通じて出版社等からお取り寄せいたします。
    通常6~9週間ほどで発送の見込みですが、商品によってはさらに時間がかかることもございます。
    重要ご説明事項
    1. 納期遅延や、ご入手不能となる場合がございます。
    2. 複数冊ご注文の場合、分割発送となる場合がございます。
    3. 美品のご指定は承りかねます。
  • 【重要:入荷遅延について】
    ウクライナ情勢悪化・新型コロナウィルス感染拡大により、洋書・洋古書の入荷が不安定になっています。詳しくはこちらをご確認ください。
    海外からのお取り寄せの場合、弊社サイト内で表示している標準的な納期よりもお届けまでに日数がかかる見込みでございます。
    申し訳ございませんが、あらかじめご了承くださいますようお願い申し上げます。
  • ◆画像の表紙や帯等は実物とは異なる場合があります。
  • 製本 Hardcover:ハードカバー版/ページ数 240 p.
  • 言語 ENG
  • 商品コード 9780849310904
  • DDC分類 621.395

Full Description

The explosive growth and development of the integrated circuit market over the last few years have been mostly limited to the digital VLSI domain. The difficulty of automating the design process in the analog domain, the fact that a general analog design methodology remained undefined, and the poor performance of earlier tools have left the analog world with few, if any, options for automated VLSI design.

Analog VLSI Design Automation may well mark the dawn of a new era. It describes a fully integrated, top-down approach to analog VLSI design automation and presents a methodology for each level of the design hierarchy. The authors define an analog VLSI design automation flow in which every tool has its predefined objectives and interfaces. They present working examples for each tool, and demonstrate the validity of their approach by running their design automation system from the top to the bottom levels in three different case studies.

Technologies like systems-on-a-chip (SOCs) have created a pressing need for automated design tools capable of handling analog circuit blocks. The ideas presented in this book are fully adaptable to various design classes. Using these ideas, you will be able to develop new methodologies and algorithms that will significantly reduce design costs and time to market for many practical systems.

Table of Contents

1 Analog VLSI Design Automation                    1  (19)
1.1 Introduction 1 (2)
1.2 Previous Analog Design Flows 3 (6)
1.3 Proposed Design Flow and Tools 9 (5)
1.3.1 System-Level Synthesis 9 (2)
1.3.2 Circuit-Level Synthesis 11 (1)
1.3.3 Layout-Level Synthesis 12 (1)
1.3.4 Performance Estimation 12 (1)
1.3.5 Layout Advisor 13 (1)
1.3.6 Library 13 (1)
1.3.7 Circuit Extractor and Simulator 14 (1)
1.4 Design Examples 14 (6)
1.4.1 Switched Capacitor (SC) Filters 14 (1)
1.4.2 Analog Neural Networks 15 (3)
1.4.3 Analog-to-Digital Converters (ADC) 18 (2)
2 System-Level Design Automation 20 (65)
2.1 Introduction 23 (2)
2.2 Performance Estimation 25 (8)
2.2.1 Estimation Methodology Used in the 27 (2)
Book
2.2.2 A BTS Opamp Estimation Example 29 (4)
2.3 Macromodeling 33 (1)
2.4 High-Level Synthesis of Switched 34 (8)
Capacitor Filters
2.5 High-Level Synthesis of Analog Neural 42 (17)
Networks
2.5.1 System-Level Modeling 49 (6)
2.5.2 Numerical Examples 55 (1)
2.5.3 Results and Conclusion 55 (4)
2.6 High Level Synthesis of A/D Converters 59 (26)
3 Circuit Level Synthesis 85 (44)
3.1 Introduction 85 (11)
3.1.1 Survey of Existing Synthesis 87 (7)
Approaches
3.1.2 Evolutionary Computation for Analog 94 (2)
Synthesis
3.2 Evolution-Based Automatic Synthesis 96 (2)
Strategy
3.3 Analog IC Optimization 98 (5)
3.3.1 Circuit Representation 99 (1)
3.3.2 Cost Function 100(1)
3.3.3 Description of the Algorithm 101(2)
3.4 DC Simulator 103(1)
3.5 Performance Modeling 104(5)
3.6 Incorporation of transistor mismatches 109(3)
3.6.1 Prediction of Mismatch 110(1)
3.6.2 Modeling the Circuit-Level 111(1)
Performance Variations
3.6.3 Incorporation of Mismatch into the 111(1)
Optimization System
3.7 Synthesis Examples and Discussion of 112(9)
Results
3.7.1 Synthesis Examples 113(5)
3.7.2 Validation on Silicon 118(1)
3.7.3 Discussion of Results 119(2)
3.8 Concluding Remarks 121(8)
4 Layout-Level Design Automation 129(44)
4.1 Introduction 129(7)
4.2 Device Generation 136(7)
4.3 Partitioning and Floorplanning 143(7)
4.4 Placement 150(4)
4.5 Routing 154(3)
4.6 Post Layout Improvements 157(2)
4.7 Performance Issues in Analog Layout 159(4)
Generation
4.8 Conclusions and Future Direction 163(10)
5 Design Automation Case Studies 173(38)
5.1 Introduction 173(1)
5.2 SC Filter Design Example 174(7)
5.2.1 Design Specifications and High-Level 176(1)
Synthesis
5.2.2 Circuit and Layout Level Synthesis 177(4)
Results
5.3 Neural Network Design Example 181(12)
5.3.1 ANN Building Blocks 182(7)
5.3.2 Synthesis Test Results 189(2)
5.3.3 Concluding Remarks 191(2)
5.4 A/D Converter Design Example 193(18)
5.4.1 Flash Module 194(6)
5.4.2 Pipeline Module 200(11)
6 Conclusion and Future Directions 211(4)
Appendix A CMOS Spice Models 215(2)
Index 217